Our work takes into account intricate behaviours such as cache line based conflict detection, false sharing, invisible reads or non-transactional instructions. We carry out the first automatic verification of a hybrid transactional memory and establish, by adopting a small model approach, challenging properties such as strict serializability, abort consistency, and obstruction freedom for both an eager and a lazy conflict resolution strategies. We also detect an example that refutes livelock freedom. To achieve this, our prototype tool makes use of the latest anti chain based techniques to handle systems with tens of thousands of states.
I. INTRODUCTION
Multicore processors are often presented as the only viable solution to achieve more performance in modern computers. This entails writing concurrent code that takes advantage of the parallelism available on these machines. Traditional concurrent programming, especially based on lock synchronization, can easily become a daunting and error prone task. In this context, the Transactional Memory (TM) approach takes advantage of the offered parallelism while giving the programmer the illu sion of atomicity. More concretely, the programmer describes the blocks that are to be executed atomically. Each such block (i.e., a transaction) boils down to a finite sequence of loads and stores. The sequence ends with a commit instruction. A successful transaction takes effect and is said to be committed. Otherwise, the transaction is aborted and may be restarted if needed. The concurrent transactions run on top of an underlying Transactional Memory (hardware [1]- [5] , software [6] - [10] , or hybrid [11]- [14] ) infrastructure that maintains the atomicity illusion.
In this paper, we consider for the first time the problem of automatically and formally verifying a hybrid transactional memory. More concretely, we propose parameterized models 978-3-9815370-0-0/ DATE13 / © 2013 ED AA (i.e., infinite models with a size that cannot be a priori bounded) in order to capture the intricate behaviors of the FLEXTM hybrid transactional memory [15] . Some of this complexity is shared with software transactional memories, like the arbitrary number of concurrent transactions, their size, the number of shared variables, the granularity of the global operations (like commit) or the handling of non-transactional instructions. Other sources of complexity are exclusive to hardware and to hybrid transactional memories. Aspects like cache line based conflict detection and tracking mechanisms, false sharing and invisible reads have not been taken into account before when verifying properties such as the abort consistency of a transactional memory. In fact, the models we propose are so rich that they easily require tens of thousands of states even to represent small instances of the FLEXTM transactional memory. We check against these models the va lidity of the four challenging properties of strict serializability, abort consistency, obstruction freedom and live lock freedom [16] - [ 18] .
Intuitively, strict serializability is a safety property that requires that all transactions appear to take effect sequentially (i.e., one after the other) with no interleavings, and such that the order of non-interleaving transactions is preserved. Abort consistency further requires that even aborted transactions ob serve consistent variables values. On the other hand, obstruc tion freedom and live lock freedom are liveness properties that ensure progress. Obstruction freedom roughly requires that a transaction in isolation will eventually successfully commit, and live lock freedom requires that if several transactions are simultaneously active, then at least one of them will succeed.
Several works have considered the parameterized verifica tion of coherence in cache protocols [19] - [21] . The properties we consider in this work are more complex as they combine several degrees of infiniteness (number of concurrent transac tions, their size, and the number of involved shared variables). In addition, and unlike previous work on the verification of software transactional memory [22] , we need to take into account behaviours and mechanisms that can only be found in hybrid or hardware transactional memories (false sharing, invisible reads and non-atomic commits with cache line based conflict detection and tracking).
We make the following contributions in this paper.
• We propose two fine grained models for the FLEXTM hybrid transactional memory [15] . The models differ in the adopted conflict resolution strategies (i.e., eager and lazy) and take into account the non transactional code in the programs.
• We build these models and obtain automata with tens of thousands of states. We modify them in order to allow write-write conflicts. This is a commonly allowed conflict in software transactional memories. Our prototype tool automatically captures a non serializable execution due to invisible reads and false sharing. The aspects are exclusive to hardware implementations and had to be taken into account, for the first time, when automatically proving strict serializability.
• We state that the obtained models do in fact exhibit symmetry properties introduced in [22] allowing us to make use of a small model theorem for which they propose a most general description for strict serializability and for abort consistency. The properties ensure that it is enough to check the considered properties on models involving two threads and two variables.
• We establish obstruction freedom and refute live lock freedom by analyzing the obtained models.
• We prove strict serializability and abort consistency by language inclusion using recent non trivial automata based techniques [23] , [24] that can establish (or refute) in seconds language inclusion for automata with tens of thousands of states.
In the rest of the paper, we introduce the FLEXTM frame work and describe its lazy (and most involved) mode in Section II. We formally define in Section III the generated transactions and formally prove the required properties in Section IV. We report on the size of the obtained models, on the used techniques and on the results in Section V. We conclude in Section VI.
II. THE FLEXTM TR ANSACTIONAL ME MORY
The FLEXTM framework [15] allows for two conflict detection modes, either lazy or eager. In eager mode, a conflict manager is called as soon as a conflict is detected. The conflict manager is then free to decide which transaction to abort. When a transaction reaches its commit point, it can commit if it was not aborted by another transaction. In lazy mode, the hardware keeps track of the conflicts and it is when the transaction tries to commit that it aborts, one by one, the conflicting transactions. This takes place non-atomically in software and can result in races among the competing transactions. In our work, we modeled both modes. To simplify the presentation, and unless otherwise stated, we will refer to the lazy and more involved mode each time we mention FLEXTM.
A. Threads and programs
Adopting the approach of [22] , an arbitrary but fixed number of threads are assumed to share an arbitrary number of variables and run concurrently, one per processor, on a multi processor machine. We write T to mean the set of concurrent threads and V for the set of variables they share. For the sake of clarity, we restrict the presentation in this section to the case where threads only run transactional instructions. We explain how we deal with non-transactional instructions at the end of the present section. As depicted in Fig. 1 , each thread in T issues transactional loads (tld( v»' transactional stores (tst( v», or commit instructions (com); i.e., instructions in
We write 6 and S to mean C U {abort} and 6 x T respectively. A binary tree B : {O, 1}* -+ C is used to capture the sequences of instructions issued by some thread in T. Intuitively, the control flow is already incorporated in the possibly infinite trees, and a thread sends an instruction to the FLEXTM transaction memory which either accepts it (i.e., returns 1 and the thread proceeds with the right child in the tree) or rejects it (i.e., returns 0 and the thread proceeds with the left child in the tree). We write e to mean the set of unrolled threads, i.e., of binary trees over C. the whole line $( v) to its cache. This is known as invisible reads and amounts to simultaneously reading all variables associated to $( v). In the descriptions that follow, and given a thread t, we use (-V'E$(V) (tld(v'), t)) to mean a sequence (tld(vd, t) . (tld(V2), t)··· (tld(vm), t) of instructions where thread t reads, in some fixed arbitrary order, all variables in $(v). For example, we write (-V i E $( V ) (tld(vi), t)) ·(tst(v), t) to mean a sequence of instructions where t reads all variables in $( v) and then writes to v itself. FLEXTM handles in software the management of the lines that do not fit in the cache. We therefore abstract away from this aspect and uniformly handle all cache lines in the same way.
FLEXTM induces a transition system (Q, t:., Sini t ). A state s in Q is a tuple (status, sigs, cst, cstv) where:
• status: T -+ {idle, active, check, abort} keeps track of the status of the current transaction of each thread in T.
• sigs is a pair (rsig,Wsig) of mappings T -+ 2 $( V ) that keep track, for a thread t, of the cache lines of the variables that are read (in rsig(t» or written (in Wsig(t» by its current transaction.
• cst is a tuple (rw, wr, ww) of three mappings T -+ 2T that associate to each thread the set of threads with trans actions that have a cache line based (read-write, write read, or write-write) conflict with its current transaction.
• cstv is a pair of mappings used during the non atomic commit phase, they hold copies of wr and ww. The initial state S i n i t maps all threads to the idle status, and all signatures and tables to the empty ones. We let Q be the set of states of the FlexTM. Fig.2 We write P I s to mean the projection of the sequence do' d1 ... on f)*. A word W E f)* is said to be generated by a program p, and write W E £(p), if W = P I s for some run P of p with respect to some scheduler.
D. Transactions
Given a finite word W in f)*, we project on a thread t and obtain a sequence W i t. We define terminating statements to be the statements in {(com, t) , (abort, t)} in addition to the last statement in W i t. An initiating statement is either the first statement of W i t or a statement following a terminating statement. A transaction of thread t in a word W E £ (p) is any contiguous subsequence of W i t that starts with an initiating statement and finishes with a terminating statement, without any terminating statement in the middle. We let TX t (w) be the set of transactions of thread t in the word w. A statement S in a transaction X is a global read of a variable v if there are no statements in x that precede S and that write to v.
Given a transaction x E TX t (w), x is said to be committing if (com, t) E x (i.e. if the statement (com, t) appears in x), aborting if (abort, t) E TX t (w), and pending otherwise. Given a word w, we write com ( w) to mean the largest subsequence of W that only contains statements of committing transactions in w. The projection of a word wo n a set X of transactions in 
E. Non-transactional instructions
In reality, FLEXTM also allows non-transactional instruc tions in programs. A non-transactional instruction is either a read ld(v) or a write st(v) of some variable v E V. FLEXTM treats any non-transactional read (resp. write) instruction c issued by a thread t as a transactional read (resp. write)
instruction if it appears within a transaction, i.e. there is a non-terminating transactional instruction c' issued by t that precedes c and such that there is no terminating transaction instruction issued by t between c' and c. Non-transactional instructions that appear outside transactions behave like single instruction transactions that take immediate effect (aborting all transactions that write-read or write-write conflict on a cache line basis). Concretely, this corresponds to adding the transitions in Fig.7 to �, and to replacing c = tld( v) (resp. c = tst(v» by c E {ld(v),tld(v)} (resp. c E {st(v),tst(v)}) in case 1 (resp. case 2) of Fig.4 . With these modifications, we capture the effect of any non-transactional instruction issued by the programs (the instruction c) using (sequences of) transactional statements (the effect d).
III. CORRE CTNESS PROPERTIES OF THE GENERATED SEQUENCES
We formally define the safety and liveness we aim to verify. First we introduce some notions we use in the definitions of the correctness properties. Two statements Sl (from transaction x) and S2 (from transaction y) are said to conflict if either: Sl is a global read of a variable v (which means v has not been written in x before), y writes to v and S2 is a commit, or if both x and y write to v and both Sl and S2 are commits. [17] are liveness properties and capture requirements on the progress of trans actions. Intuitively, obstruction freedom requires that a trans action is guaranteed to make progress if all other transac tions are suspended. Formally, AtET (OO( (com, t) V (c, u) ) V 00, (abort, t)) with c E 6 and u =f. t. Livelock freedom requires that there is always progress in any infinite trace.
Formally, OO(VtET(com, t)) V OO (l\tET,(abort, t) ).
Given T and V, observe from the description of FLEXTM in Section II, that the only way to generate a word that violates obstruction freedom is to go through a loop that has an abort but no commit and where all statements are from the same thread. Showing the absence of such a loop, for any sets T and V therefore proves obstruction freedom. Similarly, showing the absence, for any sets T and V, of a loop that has no commit but where all threads have at least an abort statement, proves livelock freedom.
IV. SMALL MODEL THEOREM AND REQUIRED PROPERTIES
We recall and state the properties introduced in [22] in order to justify a number of small model theorems. In short, these theorems ensure that if the correctness properties introduced in Section III hold for all programs running on FLEXTM with two threads and two variables, then they will hold for any program with any number of threads or variables. For lack of space, we do not prove the properties in this Section.
A. Safety properties
For strict serializability, it is enough to show that FLEXTM satisfies the properties PI, P2, P3 and P4 below in order to apply the small model theorem. Let W E 12(p) for some pro-
be generated by some program p E Pi: with W = PIS.
PI. Assume W has no aborting transactions. If for all trans actions x E TXt (w) and y E Txu (w) we have that either x <w y, or that y <w x, then the word w' = w[tju] obtained by renaming all transactions of thread u to be from thread t is in 12(p/) for some program p' E p;:-I .
lemma 1: FLEXTM satisfies PI. P2. Let X be a subset of the set of committing and pending transactions in w. The transaction projection of w on X is in £ (p') for some program p' . 
V. EXPERIMENTS
We build four models to capture the behavior of FLEXTM and two reference models capturing most general descriptions for both strict serializability and for abort consistency [22] . Every model involves two threads and two variables and is represented by an automaton. For the FLEXTM models, we implement both lazy and eager conflict detection modes and take non-transactional instructions into account. For each mode we build two models: one has two cache lines with one variable in each line, while the other has only one cache line with both variables in the line. We handle non-transactional instructions and invisible reads as described in II-E and II-B.
We use VATA Library [24] , a tool that implements the antichain based algorithm for checking language inclusion of (tree and word) automata [23] . The results are obtained on a dual core laptop PC with 2GB of RAM. As described in TABLE I, we establish the inclusion of the languages of the four FLEXTM automata in the languages of each of the two reference automata. This ensures that all the traces generated by the models of the two modeled varieties FLEXTM (i.e., eager and lazy) are both strictly serializable and abort consistent. Using the small model theorem intro duced in Section IV, this establishes that the two modeled varieties of conflict detection and management in FLEXTM satisfy both strict serializability and abort consistency. We also modified the models in order to allow write-write conflicts. This is a cOlmnonly allowed conflict in software transactional (V2), t2) ) . (tld(vd, t2) . (com, td . (com, t2) where the underlined statements are accesses due to invisible reads.
We verify liveness properties by looking for loops in the generated models. We establish that FLEXTM is obstruction free by checking the absence of loops with an abort, no com and where all statements are from the same thread (see Section III). In a similar manner, we refute live lock-freedom by finding loops that have no com but where all threads have at least an abort statement; for instance (discarding invisible reads for clarity) (tld(v), td· ((tst(v), t2)' (abort, td· (tst(v), td· (abort, t2))W for the eager mode, and (tst( v), t1) . (tst( v), t2) . ((check, td· (inval, tI)· (abort, t2)' (tst(v), t2)' (check, t2)' (inval,t2)' (abort,tI)· (tst(v),tI))W for the lazy mode with non-atomic commit.
VI. CONCLUSION
We have proposed faithful and detailed models for both the eager and the lazy modes of the FLEXTM hybrid transac tional memory. We have considered intricate aspects that are specific to hardware and hybrid transactional memories such as invisible reads and cache line based conflict detection and tracking. Then, we have adapted a small model based approach developed for software transactional memories in order to establish a number of properties allowing simplification of safety and liveness verification for any numbers of concur rent transactions of arbitrary lengths and accessing arbitrary numbers of variables. This has resulted in representations on which it was crucial to apply state-of-the-art techniques for checking inclusion of regular languages in order to automat ically establish, for the first time, strict serializability, abort consistency and obstruction freedom for a hybrid transactional memory. This work can be extended by establishing a high level language for describing several hardware and hybrid transactional memories. We believe a challenging task is to automatically establish the properties allowing the application of small model approaches, and to extract the corresponding systems and carry out the actual verification.
